

# Photonic-Enabled Heterogeneous Integration: The Future of AI System Scaling

Sandeep Sane, Ph.D.

Senior Director, Head of Packaging Technologies



**\$850M RAISED**

Fidelity  
Google Ventures  
Sequoia  
Spark Capital  
Viking

T. Rowe Price  
Matrix Partners  
SIP Capital  
MIT  
Stanford

3  
OFFICES



Mountain View (HQ)



Boston



Toronto

300  
EMPLOYEES



Nicholas Harris, PhD  
Founder, CEO



Simona Jankowski  
CFO



Sujatha Wagle  
VP, Supply Chain Ops



Boon Tan  
VP, Product Engineering



Praveen Kukkamalla  
VP, Sales



Darius Bunandar, PhD  
Founder, Chief Scientist



Ritesh Jain  
SVP, Engineering & Ops



Beth Keil  
SVP, People



Colin Sturt  
General Counsel



Kurt von Hausen  
VP, Cloud Services Sales



Thomas Graham  
Founder



Bob Turner  
SVP, Sales & Solution Arch



Steve Klinger  
VP, Product



Kaushik Patel, PhD  
VP, Photonics & Si Eng




Israel Kandarian  
Head of Creative Marketing

311  
PATENTS




Granted & Pending

# $10^9$ Growth in a Decade




# Interconnect Progress Is Too Slow






# Challenge: Package Area and Shoreline




A new paradigm is needed

# Photonics Evolution: Moving Closer to the Chip




# Passage™ : 3D Photonic Interposer

## Photonic Integrated Circuit




## Passage Cross Section

(note: digital/analog can be integrated in top die; FAB choice dependent)



## Passage value (3D integration) and density




## Passage scalability from single to multi-reticle

Built on 3D packaging technology and a Chip-on-Wafer assembly flow



# 3D CPO Requires Compact Optical Modulators and Receivers


## Standard Package Example



### Standard processes today

- Bump pitch:  $\sim 120\ \mu\text{m}$
- Bump size:  $\sim 80\ \mu\text{m}$
- **Area for a transmitter/receiver:  $0.015\ \text{mm}^2$**


## Passage L-Series



3D CPO

Available 2026

## Passage M-Series




Photonic Interposer


Available Now

# Passage™ L-series 3D CPO

- Single reticle
- I/O EIC with UCIe & SerDes
- >1.5 Tbps/mm bandwidth density
- Detachable FAU



20 pluggables in the area of a quarter.




**1.6 Tbps pluggables**




**L-Series**

# Passage™ M Series: Multi-Reticle PIC



# Passage™ M Series

Photonic interposer reference platform




## Specifications

Bandwidth (Tx + Rx)	Up to 114 Tbps
# of SerDes	1024
Silicon die Complex	4,000 mm <sup>2</sup>
Power delivery	>1.4 W/mm <sup>2</sup> density
Fibers	256
Redundancy	Optical circuit switching
Substrate Form Factor	91x85mm

**Enables 114 Tbps total bandwidth.**

# M1000 How it's built.




A complete reference platform












Chip-on-Wafer  
Assembly





# Power delivery and thermal load



369mm<sup>2</sup> thermal test chip, power density 1.47W/mm<sup>2</sup>.  
Passage TSVs support >2.5A/mm<sup>2</sup>.

# Bandwidth density leadership

SerDes eye diagrams



PAM4 also enabled

112 Gbps, TDECQ = 0.83 dB

56 Gbps, NRZ

128 SerDes per tile


Passage M1000  
Platform




# 3D Interposer scale-up and out to 1M nodes

The M1000 revolution

Passage M-Series  
3D photonic interposer



200 Tbps XPU




400 Tbps Switch

# SPAT Costs and the Need for continued Innovation

Silicon, Package, Assembly, Test

SiPho



For SiPho Relative Packaging, Assembly and Test (PAT) cost % is increasing

PAT cost challenges in SiPho:

1. In assembly: fiber attach yields
2. In test: test times are much higher

DFM/DFT-driven product architecture is must for high volume SiPho manufacturing and cost reduction


**Note:** Graph shown for demonstration purposes only

# Fiber Attach Methods


Traditional FAU



Lens based edge attach




Wafer Level Optical coupler




V-Groove based Fiber Attach Methods	Lens based: Detachable fiber attach	LM Focus: Detachable fiber attach
Package level assembly (interface on die edge)	Package level assembly (interface on die edge)	Wafer level assembly and test compatible
Not compatible with 3D Arch	<b>Compatible with 3D Package Arch</b>	<b>Compatible with 3D Package Arch</b>
XPU to OE D2D: Standard Package	<b>XPU to OE D2D: Standard &amp; Adv. Package</b>	<b>XPU to OE D2D: Standard &amp; Adv. Package</b>
Passive or Active alignment	Active alignment	Passive or Active alignment
Test with FAU after package assembly	Test with FAU after package assembly	Test with FAU at wafer level
FAB: GF only	FAB: GF & TSMC	FAB: GF & TSMC
Serviceability: No	<b>Serviceability: Yes</b>	<b>Serviceability: Yes</b>
Limited scalability to HVM (\$\$\$)	Scalability to HVM (\$\$)	HVM scalable solution (\$)

LM driving strong ecosystem partnership to bring detachable FAUs to HVM scale

# Optimized end-to-end and production-ready







THANK YOU

